root/campo-sirio
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Patch level : 10.0 160

Browse Source 
Files correlati     :  verig21.msk bollaclv.msk
Ricompilazione Demo : [ ]
Commento            :

Aggiunti 8 booleani e 5 stringhe alle tabelle di modulo


git-svn-id: svn://10.65.10.50/trunk@17587 c028cbd2-c16b-5b4b-a496-9718f37d4682
This commit is contained in:
alex 2008-11-11 14:19:05 +00:00
parent 376b8008d3
commit 8d85138e61
5 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ve/bollaclv.src
View File

@ -186,7 +186,7 @@ Col(23)=FR_CODDEPC
Col(24)=FR_TIPORIGA Col(24)=FR_TIPORIGA
[RIGHE] [RIGHE]
Tipo(0)=16 Tipo(0)=21
[HANDLERS] [HANDLERS]
// Handler(0) = F_ORAPART|1 // Handler(0) = F_ORAPART|1

2
ve/verig.h
View File

@ -88,7 +88,7 @@
#define FR_CDC11 150 #define FR_CDC11 150
#define FR_CDC12 151 #define FR_CDC12 151
#define FR_CODAGG1 152 #define FR_CODAGG1 152
#define FR_CAULAV 153 // Lavanderie #define FR_CAULAV 152 // Lavanderie
#define FR_CODAGG2 153 #define FR_CODAGG2 153
#define FR_TIPODET 154 #define FR_TIPODET 154

2
ve/verig.uml
View File

@ -1985,7 +1985,7 @@ END
ENDIF ENDIF
IFDEF(FLD_CODAGG2) IFDEF(FLD_CODAGG2)
NUMBER FR_CODAGG2 13 5 STRING FR_CODAGG2 13 5
BEGIN BEGIN
IFDEF(X_CODAGG2) IFDEF(X_CODAGG2)
PROMPT X_CODAGG2 Y_CODAGG2 PR_CODAGG2 PROMPT X_CODAGG2 Y_CODAGG2 PR_CODAGG2

0
ve/verig16.ini → ve/verig21.ini
View File

0
ve/verig16.uml → ve/verig21.uml
View File